INTRODUCTION
The recent rapid progress of data transportation volume and speed has brought great demands of high bandwidth, low cost and low power integrated optical communication circuits [1] . A high speed optical receiver generally consists of a photodiode, a transimpedance amplifier (TIA) and a limiting amplifier (LA). The TIA, which converts and amplifies the induced photo current into voltage for following signal processing, must has a large bandwidth to support high-bit rate applications. In the design of a low cost and low power TIA for optical communication system, deep sub-micron CMOS technology is the primary candidate for its low cost and easy of fully-integration [1] [2] [3] [4] .
The major difficulty in designing the wideband TIA lies in the large natural photodiode capacitance at the input node. Therefore, different techniques are introduced to extend bandwidth. Many techniques, such as inductive-series peaking, passive network input matching and inductive shunt peaking, have been proposed to solve this problem. However, most of these techniques require several inductors, which occupy large silicon areas and may introduce undesired interferences to other circuits. This paper describes the design of a fully integrated optical receiver that operates at a data rate of 10
Gbps. The next section of the paper focuses on CMOS integrated photodetectors. Then, we show implementation of CMOS transimpedance amplifier and conclude this paper with the simulation's results.
II. INTEGRATED PHOTODETECTORS
When a burst of photons arrives at the surface of the photodetector, a fraction of the optical power is absorbed by the material and decays exponentially as a function of the penetration depth. As the field propagates into the material, it is attenuated and some of its energy is used to excite electron-hole pairs into the conduction and valence bands respectively. To harness these photo-generated charge carriers they have to be separated by an electric field before they recombine. These accelerated electron-hole pairs then give rise to a photocurrent that can be processed by the remaining optical receiver circuitry.
A. Photodetector structures in CMOS
If a photodetector is to be implemented in a standard CMOS process the photo-generated charge carriers have to be accelerated by electric fields that exist within the material. Significant electric fields are present in the depletion regions formed at all pn junctions and can be used to harvest electron-hole pairs. Fig. 1 illustrates the basic structures present in a standard CMOS process [16] . Incoming photons excite charge carriers within the substrate. An important design parameter that has to be considered when selecting a structure is the responsivity of the photodetector. Responsivity is a measure of the current that is generated for a given optical input power and is proportional to the pn junction's quantum efficiency.
Even though detector responsivity is an important design parameter, it is the slow detector response times that have been found to prevent the implementation of fully integrated CMOS-based receivers. Electron-hole pairs that are generated deep within the substrate and have to diffuse a considerable distance to reach the depletion region slow down the photodetector impulse response and result in a low frequency current gain. The effect of this diffusion tail is to increase the amount of inter symbol interference (ISI) between consecutive light pulses, resulting in an increased bit error rate.
B. Spatially modulated detector structures
To minimize the effect of this diffusion current on the detector frequency response, a spatially modulated light (SML) detector was implemented by placing a grid of identical pn junctions onto the silicon surface and then masking alternate ones with a floating metal layer [2] . When this detector is illuminated, the absorbed light creates a spatial gradient in the carrier concentration that will relax by diffusion. The difference between illuminated and masked current responses will then result in an equivalent drift current response component that minimizes the diffusive tail. A spatially modulated light detector using the pn-junction formed between the n+ and p-epitaxial layer substrate was found to be the only structure in the CMOS process that could accommodate the high data-rate required. As the frequency response of a CMOS photo-detector is mainly determined by the transport of minority carriers [2] .
As the SML structure uses the relaxation of the gradient to extract information from the incoming burst of photons, the data rate that can be supported is much higher than can be realized with other CMOS photo-diode structures.
C. Photodetector in AMS 0.35µm CMOS
In order to achieve high-speed performance, such as that required for several GHz applications, whilst catering for the commercial AMS CMOS 0.35 µm technology with no process modification, we have taken the approach mentioned previously of treating the n-well in standard CMOS process as a screening terminal to block the slow bulk carriers [3] . SML-detector [5] is an other potential candidate which also trades responsivity for speed, but it necessitates the differential system architecture, while in our optical front end system, stringent power consumption requirement prefers the single-ended implementation.
A sketch of the fabricated detector structure is shown in Fig 
With the junction potential known, the total width of the depletion region of an applied reverse bias voltage ∆V of 3.3 V can be derived from equation 2 :
where x n and x p are the junction depths from the metallurgical junction on the n-type material and ptype material respectively. ε is the dielectric constant in vacuum (8,85 10 F/m , ε is the relative dielectric constant of the semiconductor, here 11,7 for silicon, w is the width of the depletion region with zero bias.
The capacitance of the reverse biased p-n junction is given by:
where A is the junction area. Fig. 3 indicates that the junction capacitance is dependent on the reverse bias voltage. As shown, it is desirable to work at higher reverse bias voltage. However, the maximum reverse bias voltage is limited by the break down potential of the photodiode. Since higher doping level lowers the break down voltage [6] , this makes the shallow junction based photodiode vulnerable. The overall transimpedance gain and bandwidth of the preamplifier system is:
( ) Therefore, we want to maximize the open-loop voltage gain of the system. The dominant pole of the system is due to the diode capacitance, and the feedback resistance, which must be balanced to simultaneously maximize the system transimpedance gain and bandwidth.
The value of the photodiode capacitance must be low to increase the bandwidth of the amplifier. However, the low input impedance of the topology reduces this capacitive effect and allows for enlargement of the transmission capability.
If the feedback resistor is implemented with a MOS transistor in the triode region, its value can be continuously adjusted via the gate voltage of the device. A PMOS device takes up less area for the same resistance value. However, in an n-well process, the capacitance associated to the well limits the maximum attainable bandwidth. For this reason, n-channel transistors were used in the proposed configurations. If necessary, a polysilicon resistor in parallel with the transistor can be used in order to improve linearity and limit maximum resistance. The project specification was easily met with the 3-transistor design (2 transistors for the inverter, 1
for the feedback resistance). We took it upon ourselves to create an Improved design for the purpose of further increasing the transimpedance-bandwidth product. To increase the bandwidth of an amplifier, it is important to identify the key component that is responsible for limiting the bandwidth. To have a broadband characteristic for the given amplifier and to improve the bandwidth, the shunt or series inductive peaking techniques (peak current) are generally applied. This involves placing an inductor in parallel or in series with a capacitive load; it creates a resonant circuit that draws more current in the load capacity. In extending the bandwidth results in a peak in frequency response.
Based on "series peaking" technique, we proposed the TIA structure given below. We used inductors which are inserted between stages to optimize the BW as shown in Figure 9 . The improved structure exhibits a transimpedance gain (see Figure 10 .) of 67.57 kΩ (36.56 dBΩ).
The simulated noise at the input is depicted in Figure 11 , which shows a maximum at low frequencies, then it falls and tends to zero at high frequencies along the desired frequency range. A DC analysis giving the output voltage swing as a function of the photocurrent is shown in Fig. 12 .
This characteristic shows a good linearity of the amplifier as well as a high dynamic range along a high input current range. We easily see that optimized structure gives the best dynamic range, and allows the detection of a photocurrent ranging from 0.5 µA to 6,2 mA. 
